ECEN 248 ECEN248 Laboratory Exercise#12 – Texas A&M

Description

ECEN 248 ECEN248 Laboratory Exercise#12 – Texas A&M

Laboratory Exercise #12 The Traffic Light Controller Lab

1Introduction

The lab this week will continue the introduction to FSMs with a simple Traffic Light Controller designproject. In the pre-lab, you will have the opportunity to create a state diagram of aMealymachine, whichimplements a traffic light controller, based on provided guidelines.

You will then use this state diagramto write the behavioral Verilog description of the traffic light controller. The testing of your traffic lightcontroller will take place during the lab session using the ISE development tools and the Spartan 3E board.

As with the previous lab, we will make use of the character LCD screen to display the outputs of our digitalcircuit.

2Background

Background information necessary for the completion of this lab assignment will be presented in the nextfew subsection. The pre-lab assignment that follows will test your understanding of the background material.

2.1The Mealy Machine

As mentioned in the previous lab, theMealymachine is a Finite State Machine (FSM) in which the outputsof the machine are dependent not only on the state of the machine but also on the input to the machine.

As areminder, Figure 1 highlights the distinction between theMealyand the Moore machine with a simple blueline that connects the input to the next-state logic

As an example, consider the 2-bit saturating counter discussed previously. Let us suppose that we wereasked to add an additional output signal,Sat, that is asserted when the counter is saturated in either themaximum or minimum state.

Assuming that the counter is not considered to be in saturation when it firstenters the minimum or maximum state, but rather when it remains in either of those states, we would needto use the state andthe input of the machine to create this output signal. In terms of the state diagram,Sat

will need to be based on the state transitions of the machine as seen in Figure 2. Notice thatSatis definedon the transitions (i.e. edges of the graph) rather than on the states (i.e. nodes of the graph).

The behavioral Verilog for the modified 2-bit saturating counter is nearly identical to the previousdescription with the exception of an additionalalwaysblock, which describes the combinational logicused to generate theSatsignal.To make clear the dependenciesSathas on the state and input, thealways@(stateorUp) clause has been used.

It should be noted thatalways@(*) would have worked aswell.

1‘ t i m e s c a l e1 ns/2ns‘ d e f a u l tn e t t y p enone

3/*Thisi sab e h a v i o r a lV e r i l o gd e s c r i p t i o nof*

5*a 2–b i ts a t u r a t i n gcounter .*/modules a t u r a t i n gc o u n t e r (

7/*o u t p u tandi n p u tarewires*/outputwire[ 1 : 0 ]Count ;/ / 2–b i to u t p u t

9outputreg

ECEN 248 ECEN248 Laboratory Exercise#12 – Texas A&M

ECEN 248 INTRO TO DIGITAL LOGIC School: Texas A&M University (Texas A&M) *Professor:Ivan Diaz Rodriguez, Lu, CHOI, SRINIVAS, SHAKKOTTAI, Staff, K… Documents (2709) Q&A (26) Textbook Exercises (20+) Most important docs of the week 3 pagesLab 1 Post-Lab.docxLab 1 Post-Lab.docx Texas A&M University

ECEN 248 – Fall 2017 Register Now Lab 1 Post-Lab.docx 13 pagesLab Report 12.docxLab Report 12.docx Texas A&M University INTRO TO DIGITAL LOGIC

ECEN 248 – Spring 2014 Register Now Lab Report 12.docx 13 pagesLab 12 post labLab 12 post lab Texas A&M University INTRO TO DIGITAL LOGIC

ECEN 248 – Spring 2014 Register Now Lab 12 post lab 8 pagesLab 12 – Report.docxLab 12 – Report.docx Texas A&M University INTRO TO DIGITAL LOGIC

ECEN 248 – Spring 2014 Register Now Lab 12 – Report.docx 6 pagesLab 12 PreLab.docxLab 12 PreLab.docx Texas A&M University INTRO TO DIGITAL LOGIC

ECEN 248 ECEN248 Laboratory Exercise#12 – Texas A&M

ECEN 248 – Spring 2014 Register Now Lab 12 PreLab.docx INTRO TO DIGITAL LOGIC Documents All (2709) Homework Help (65) Lab Reports (1350) Lecture Slides (4) Notes (130) Test Prep (61) Showing 1 to 30 of 2,709 Sort by:

Most Popular 8 pagesLab6IntroductiontoLogicSimulationandVerilogLab6IntroductiontoLogicSimulationandVerilog Texas A&M University INTRO TO DIGITAL LOGIC

ECEN 248 – Spring 2014 Register Now Lab6IntroductiontoLogicSimulationandVerilog 10 pagesLab 8Lab 8 Texas A&M University Digital Logic

ECEN 248 – Spring 2016 Register Now Lab 8 11 pagesECEN_248 Lab9.pdfECEN_248 Lab9.pdf Texas A&M University INTRO TO DIGITAL LOGIC

ECEN 248 – Fall 2018 Register Now ECEN_248 Lab9.pdf 6 pagesLab 12 PreLab.docxLab 12 PreLab.docx Texas A&M University INTRO TO DIGITAL LOGIC

ECEN 248 – Spring 2014 Register Now Lab 12 PreLab.docx 8 pagesECEN 248 lab6ECEN 248 lab6 Texas A&M University INTRO TO DIGITAL LOGIC

ECEN 248 – Fall 2015 Register Now ECEN 248 lab6 8 pagesECEN 248 lab8_reportECEN 248 lab8_report Texas A&M University INTRO TO DIGITAL SYSTEMS DESIGN

ECEN 248 – Fall 2015 Register Now ECEN 248 lab8_report 10 pagesLab9Lab9 Texas A&M University INTRO TO DIGITAL LOGIC

ECEN 248 ECEN248 Laboratory Exercise#12 – Texas A&M

ECEN 248 – Spring 2014 Register Now Lab9 3 pagesprelab11prelab11 Texas A&M University INTRO TO DIGITAL LOGIC

ECEN 248 – Spring 2014 Register Now prelab11 14 pageslab8lab8 Texas A&M University INTRO TO DIGITAL LOGIC

ECEN 248 – Fall 2015 Register Now lab8 10 pagesLab 9 Report.docxLab 9 Report.docx Texas A&M University INTRO TO DIGITAL LOGIC

ECEN 248 – Spring 2014 Register Now Lab 9 Report.docx 7 pagesLab 9 Report.docxLab 9 Report.docx Texas A&M University INTRO TO DIGITAL LOGIC

ECEN 248 – Spring 2008 Register Now Lab 9 Report.docx 6 pagesUntitleddocument (2)Untitleddocument (2) Texas A&M University Digital Logic

ECEN 248 – Spring 2016 Register Now Untitleddocument (2) 2 pagesPreLab 8 Report.docxPreLab 8 Report.docx Texas A&M University INTRO TO DIGITAL LOGIC

ECEN 248 – Spring 2014 Register Now PreLab 8 Report.docx 2 pagesENGR 216 LAB 6.docxENGR 216 LAB 6.docx Texas A&M University INTRO TO DIGITAL LOGIC

ECEN 248 – Spring 2014 Register Now ENGR 216 LAB 6.docx 3 pagesPrelab 7Prelab 7 Texas A&M University INTRO TO DIGITAL LOGIC

ECEN 248 ECEN248 Laboratory Exercise#12 – Texas A&M

ECEN 248 – Fall 2013 Register Now Prelab 7 17 pageslab9_honorslab9_honors Texas A&M University INTRO TO DIGITAL LOGIC

ECEN 248 – Spring 2014 Register Now lab9_honors 13 pagesLab 12 post labLab 12 post lab Texas A&M University INTRO TO DIGITAL LOGIC

ECEN 248 – Spring 2014 Register Now Lab 12 post lab 8 pagesLab 12 – Report.docxLab 12 – Report.docx Texas A&M University INTRO TO DIGITAL LOGIC

ECEN 248 – Spring 2014 Register Now Lab 12 – Report.docx 16 pagesLab 12.docxLab 12.docx Texas A&M University INTRO TO DIGITAL LOGIC

ECEN 248 – Spring 2014 Register Now Lab 12.docx 7 pagesECEN 248 Lab 7 reportECEN 248 Lab 7 report Texas A&M University INTRO TO DIGITAL LOGIC

ECEN 248 – Fall 2014 Register Now ECEN 248 Lab 7 report 3 pagesecen 248 Prelab 5ecen 248 Prelab 5 Texas A&M University INTRO TO DIGITAL LOGIC

ECEN 248 – Fall 2014 Register Now ecen 248 Prelab 5 5 pagesprelab 9.docxprelab 9.docx Texas A&M University INTRO TO DIGITAL LOGIC

ECEN 248 – Spring 2014 Register Now prelab 9.docx 13 pageslab12_regularlab12_regular Texas A&M University INTRO TO DIGITAL LOGIC

ECEN 248 ECEN248 Laboratory Exercise#12 – Texas A&M

ECEN 248 – Spring 2014 Register Now lab12_regular 6 pagesLAB 3LAB 3 Texas A&M University INTRO TO DIGITAL LOGIC

ECEN 248 – Spring 2014 Register Now LAB 3 6 pagesLab 5 Report.docxLab 5 Report.docx Texas A&M University INTRO TO DIGITAL LOGIC

ECEN 248 – Spring 2008 Register Now Lab 5 Report.docx 4 pagesECEN 248 Post-Lab 1ECEN 248 Post-Lab 1 Texas A&M University Digital Logic

ECEN 248 – Spring 2016 Register Now ECEN 248 Post-Lab 1 5 pagesPrelab 4Prelab 4 Texas A&M University INTRO TO DIGITAL LOGIC

ECEN 248 – Fall 2013 Register Now Prelab 4 17 pageslab8lab8 Texas A&M University INTRO TO DIGITAL LOGIC

ECEN 248 – Spring 2014 Register Now lab8 2 pagesecen 248 Prelab lab 3ecen 248 Prelab lab 3 Texas A&M University INTRO TO DIGITAL LOGIC

ECEN 248 – Fall 2014 Register Now ecen 248 Prelab lab 3 6 pagesLab 4 ECEN 248.docxLab 4 ECEN 248.docx Texas A&M University INTRO TO DIGITAL LOGIC

ECEN 248 – Fall 2017 Register Now Lab 4 ECEN 248.docx Prev 1 2 3 4 5 Next Recent Documents 1 pagesPre_lab_4_part_2.jpgPre_lab_4_part_2.jpg Texas A&M University Digital Logic

ECEN 248 ECEN248 Laboratory Exercise#12 – Texas A&M

ECEN 248 – Spring 2016 Register Now Pre_lab_4_part_2.jpg 2 pagesPre-Lab 6.pdfPre-Lab 6.pdf Texas A&M University Digital Logic

ECEN 248 – Spring 2016 Register Now Pre-Lab 6.pdf 1 pagesLab_7 (Pre_Lab).pdfLab_7 (Pre_Lab).pdf Texas A&M University Digital Logic

ECEN 248 – Spring 2016 Register Now Lab_7 (Pre_Lab).pdf 4 pagesLab_2.pdfLab_2.pdf Texas A&M University Digital Logic

ECEN 248 – Spring 2016 Register Now Lab_2.pdf 4 pagesPreLab 10.pdfPreLab 10.pdf Texas A&M University Digital Logic

ECEN 248 – Spring 2016 Register Now PreLab 10.pdf Textbook Exercises Fundamentals of Digital Logic with VHDL Design image Fundamentals of Digital Logic with VHDL Design Ch 2, Section EoC End of Chapter, Exercise 2.1Consider the expression x+yz=(x+y)(x+z) .

Consider the left handed term is x+yz and the right…Fundamentals of Digital Logic with VHDL Design Ch 3, Section EoC End of Chapter, Exercise 3.1For a 3 input logic circuit, there are 8 different combinations for which the output can be…

ECEN 248 ECEN248 Laboratory Exercise#12 – Texas A&M

Fundamentals of Digital Logic with VHDL Design Ch 4, Section EoC End of Chapter, Exercise 4.1Write the truth table for the given function f(x_1,x_2,x_3)=\sum m(1,2,3,5) . Determine the number…Fundamentals of Digital Logic with VHDL Design Ch 5, Section EoC End of Chapter, Exercise 5.1

All positive numbers are called unsigned numbers. The binary number is represented by using the…Fundamentals of Digital Logic with VHDL Design Ch 6, Section EoC End of Chapter, Exercise 6.1Draw a 3 to 8 binary decoder for the given function, f(w_1, w_2, w_3)=\sum m(0, 2, 3, 4, 5, 7) .

It…Fundamentals of Digital Logic with VHDL Design Ch 7, Section EoC End of Chapter, Exercise 7.5Consider the characteristic table of D flip-flop is shown in Table 1. …Fundamentals of Digital Logic with VHDL Design Ch 8, Section EoC End of Chapter, Exercise 8.4The inputs are clock and reset.

The output is z and it consists of 4 bits. According to the states…Fundamentals of Digital Logic with VHDL Design Ch 9, Section EoC End of Chapter, Exercise 9.1Consider that w_{1} and w_{2} are the inputs, y_{1} and y_{2} are the next states, z_{1} and z_{2}…

Fundamentals of Digital Logic with VHDL Design Ch 10, Section EoC End of Chapter, Exercise 10.1The modified shift register circuit in which the parallel-load operation can be performed only when…Fundamentals of Digital Logic with VHDL Design INTRO TO DIGITAL LOGIC

ECEN 248 ECEN248 Laboratory Exercise#12 – Texas A&M

Tests Questions & Answers Showing 1 to 8 of 26 View all Please see attachments for details 1 2 3 4 5 Please see an attachment for details 1 2 3 4 5 Please see an attachment for details 1 2 3 4 5

Please see an attachment for details 1 2 3 4 5 The attached problems please 1 2 3 4 5 The three attached problems. 1 2 3 4 5 These are simplified equations using boolean algebra can you please help me optimize each one and draw the circuits please. 1 2 3 4 5 Can you please help me simplify each one separately using boolean algebra 1 2 3 4 5

Back to Department Related Courses ECEN 325 – ELECTRONICS (1520 Documents)ECEN 214 – ELECTRICAL CIRCUIT THEORY (1483 Documents)ECEN 350 – COMPUTER ARCHITECTURE (1012 Documents)ECEN 314 – SIGNALS AND SYSTEMS (775 Documents)

ECEN 215 – labs (757 Documents)ECEN 449 – Microprocessor Systems (575 Documents)ECEN 303 – probability (551 Documents)ECEN 454 – DIGITAL INTEGRATED CIRCUIT DESIGN (401 Documents)ECEN 322 – (365 Documents)ECEN 370 – ELECTRICAL PROPERTIES OF MATERIALS (306 Documents)